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A B S T R A C T
A study of electrical and thermal failure modes of 600 V p-doped GaN HEMTs is presented, which focuses
on the investigation of short-circuit limitations. The electrical failure mode seems to be an electrical ﬁeld
breakdown in the structure which is caused by excessive carrier concentration, rather than primary ther-
mal generated. Accordingly, a thermal failure mode is observed, which features a distinctive behaviour and
seems to be similar to schottky-gate HEMTs. Concerning the electrical failure mode, a speciﬁc p-gate HEMT
short-circuit safe operating area (SCSOA) is presented as a novelty. However, a short-circuit capability of up
to 520 V can be achieved, regarding the design of the gate-drive circuit.
© 2017 Elsevier Ltd. All rights reserved.
1. Introduction
A signiﬁcant milestone for power electronic applications is
related to the eﬃciency and robustness of the semiconductor
devices. In the recent years the high electron mobility transistor
(HEMT) based on an AlGaN/GaN heterojunction, has been proven to
be suﬃcient for this aim. In order to ensure the operation robustness,
the device featured safe operating area (SOA) has to be investigated.
A recent study on the short-circuit safe operating area (SCSOA)
of a depletion-mode HEMT [1] refers the short-circuit failure to an
avalanche generation of accumulated holes under the gate at high
electrical ﬁelds. Additionally, a reduction of the withstand capability
has been observed, according to an increasing drain-source voltage
and gate-bias condition. A similar behaviour has been investigated
for enhancement-mode HEMTs [2] and is introduced as a p-gate type
speciﬁc gate-bias dependence (GBD) [3].
In another investigation of SCSOA on enhancement-mode
HEMTs [4] an increase of gate-current IG prior to failure has been
indicated, which was proven to be suﬃcient to cause a thermal
runaway [5].
* Corresponding author.
E-mail address: thorsten.oeder@tu-dortmund.de (T. Oeder).
In this paper, a comprehensive study is carried out, to investigate
further the origin of the short-circuit (SC) failure as well as its limit-
ing characteristics. In Section 2 the test set-up within the conditions
of the study is shown. The investigation of short-circuit robustness
and their electrical limiting characteristics are presented in Section 3.
Accordingly, the temperature limiting characteristics is investigated
in Section 4. Summarizing the observations, a novel proposal of a
speciﬁc p-gate HEMT short-circuit safe operating area (SCSOA) is
presented in Section 5. Finally, with the results of the SCSOA an
improved SC capability is achieved and shown in Section 6.
2. Set-up and conditions
The device under test (DUT) is a 600 V p-doped gate (p-gate)
AlGaN/GaN HEMT fabricated on a Si substrate. A simpliﬁed cross-
section of the DUT is depicted in Fig. 1. The aim of the p-doped layer is
to ensure an enhancement-mode operation [6] and realised in AlGaN
(p-AlGaN) to prevent by hole injection [7] the switching from causing
a current collapse.
The test set-up to investigate the SC capability of the DUT is
shown in Fig. 2. It consists of a gate-driver in conjunction with a
modulation network of the gate signal that eventually is applied on
the DUT gate terminal. The voltage VDS for the SC is provided by an
external low inductive linked source in the power-path, which can
be assumed as constant due to a large stabilisation capacitance. The
http://dx.doi.org/10.1016/j.microrel.2017.06.046
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Fig. 1. Simpliﬁed cross-section of the investigated transistor. The gate prevents a
p-doped AlGaN layer for the enhancement-mode operation.
duration of the SC tSC can be adjusted on the gate-driver by apply-
ing a voltage-pulse of variable time, which transmits an equivalent
power-pulse on the gate to set the DUT in on-state. Due to feed-
back related effects during the destructive SC failure, the gate-loop is
galvanic (optical) decoupled to prevent the driver from destruction.
For operation in on-state, the HEMT exhibits a forward current
IG due to the p-gate structure. The respective value is set by an
appropriate gate-resistance RG. Furthermore, the driver-voltage VDD,
together with the voltage drop over RG, is used to set the gate-
source voltage VGS and the gate-bias condition, respectively. In order
to ensure a gate-bias condition a modulation-network is inserted as
part of the gate-drive circuit, comparable with the usage in a power
electronic application. Optimised transient on- and off-state condi-
tions of the DUT can be achieved, due to the intended use of the
branch with RRC and CRC in parallel to RG.
In order to specify the DUT failuremechanism, a parametric study
on the inﬂuence of the gate-drive circuit on the SC capability is car-
ried out, which is summarised in Table 1. The inﬂuence of a VGS
has already been investigated [1], therefore the voltage for all the
conditions is deﬁned as nominal VGS = 3.5 V. The on-state per-
formance of the DUT predicts an insigniﬁcant reduction, regarding
the range of nominal bias currents IG. In order to investigate the
transferability on the SC capability, the condition A features a high
value within the range, while the condition B features a low. The
transient performance is mainly determined by the design of the
gate-driver. Therefore, the condition C exhibits a lower drive-voltage
VDD and slew-rate (SR), rather than the conditions A and B. In order
to prevent comparability, the resistance RG is adjusted to keep a sim-
ilar low current IG. Condition Copt corresponds to an optimisation
of the modulation-network branch containing RRC and CRC, which is
detailed in Section 6.
3. Electrical limiting characteristics
For the investigation of the electrical short-circuit limiting char-
acteristics the gate-source voltage is ﬁxed in which a distinction
occurs, according to the applied drain-source voltage. This behaviour,
Fig. 2. Test set-up, composed of: a galvanic (optical) decoupled gate-driver, a
modulation-network of the gate-signal (typ. GaN app.), and a power-path with the
device under test (DUT).
Table 1
Parametric variation test conditions. If not further indicated, the to RG paralleled
branch is parametrised RRC = 50Y and CRC = 1740pF. The parametrisation is chosen
in accordance to an optimised application design.
Condition A B C Copt
Drive-voltage VDD[V] 12 12 5 5
Drive-slew-rate SR[kV/ls] 50 50 20 20
Gate-resistance RG[Y] 470 4.7k 980 980
RC-resistance RRC[Y] 50 50 50 50
RC-capacitance CRC[pF] 1740 1740 1740 330
within its impact, is known as the gate-bias dependence (GBD) [3]
and therefore it is not considered in the following observations.
The experimental study is carried out as the investigation of the
maximum voltage and time duration withstand capability of the
DUT, by applying a SC in the proposed conditions (see Table 1). In a
typical power electronic application, the requirement for the DUTs is
to withstand a SC within 50% of the nominal breakdown-voltage for
a duration of 10 ls.
3.1. Inﬂuence of the steady-state gate-current
For the investigation of maximum voltage withstand capability,
the SC duration is kept to the required time, whereas the voltage is
increased (10 V/step) until a failure occurs. The waveforms of the SC
current ID, comparing the conditions A and B, for themaximumwith-
stand capability are depicted in Fig. 3. In condition A, a failure-voltage
of VDS = 350 V is observed, whereas B is capable to withstand up
to VDS = 400 V. As is can be observed, the DUT withstands the
required duration until a certain voltage, whereas a slightly increase
leads in all conditions to a DUT destruction within a few hundred
nanoseconds.
The decrease in the saturation value of the current ID for an
increase of the voltage VDS, is related to the impact of mobility
temperature degradation caused by an to excessive power dissipa-
tion. However, the impact of a thermal dependent failure can be
neglected, due to the dramatical decrease in the withstand time. A
lower initial drain-current peak leads the condition C to withstand
voltages up to VDS = 450 V, whereas a not negligible limitation
related to the gate-current IG can be observed. The impact of IG is
dedicated to the discussion of the SCSOA in Section 5.
The gate-currents, for a similar operation at VDS = 300 V and
tSC = 10 ls, are depicted in Fig. 4. Due to the particular aims of
the conditions, the steady-state values of the currents IG differ one
magnitude of order, within a respective difference in the initial peak
value.
µs
Fig. 3. Experimental results of maximum voltage withstand capability, compar-
ing conditions A and B before failure. The exceeded capability of B refers to the
steady-state value of the gate-, rather than the drain-current.
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Fig. 4. Experimental waveforms of the bias-conditions for a similar operation point,
comparing conditions A and B. The waveforms of the gate-source voltages are approx-
imately identical.
3.2. Inﬂuence of the initial current peaks
For the investigation of maximum time withstand capability, the
SC voltage is kept to the required value, whereas the duration is
increased (5 ls/step) until a failure occurs. The waveforms of the SC
current ID, as a comparison between the conditions B and C for the
maximum withstand capability are depicted in Fig. 5 (top). In condi-
tion B a failure-time of tSC = 40 ls is observed, whereas C is capable
to withstand durations more than an order of magnitude higher. Fur-
thermore, no failure-time can be observed in condition C whereat for
clarity the presented duration is reduced.
The main distinction between these two conditions is the ini-
tial peak of the current ID. For clariﬁcation purposes, Fig. 5 (bottom)
depicts the zoom into the initial waveforms. However, if the current
peak is kept below a given critical value, the DUT can withstand very
long pulse-widths. Additionally, it can be mentioned that the failure
of B is not related to a thermal issue, because thewithstand capability
within the associated energy is much higher in condition C.
Thewaveforms of the gate-bias conditions, for a similar operation
at VDS = 300 V and tSC = 10 ls, are depicted in Fig. 6. The initial peak
of the drain-current is related to the peak value of the voltage VGS, see
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Fig. 5. Experimental results of maximum time withstand capability, comparing the
conditions B and C before failure. Although an equivalent peak of condition A, due to
the gathered observations in Section 3.1, the capability is less than B.
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Fig. 6. Experimental waveforms of the bias-conditions for a similar operation-point,
comparing condition B and C.
Fig. 6 (top). Furthermore, the amount of the current peak depends
strongly on the drive-voltage VDD and the respective slew-rate (SR)
of the gate-driver, see Table 1. A further lowering in the initial peak
of the current IG is achieved, due to a reduction in case of condition
C, see Fig. 6 (bottom).
4. Thermal limiting characteristics
During the investigation of temperature limiting characteristics,
the DUT overcomes the major issue of the drain-current peak limita-
tion, see Section 3.2. For an increase of ambient-temperature TA the
current ID decreases respective to themobility temperature degrada-
tion, which leads to lower peak values. Consequently, the maximum
voltage withstand capability tends to raise, which is increasing in
case of condition C, up to VDS ≥ 500 V. The ambient-temperature is
kept below TA ≤ 500 K, in order to ensure the thermal stability of the
die attached materials.
In the range of the proposed VDS and TA limitations, the test
conditions T1 to T3 are used for the determination of temperature
limitation. These conditions differ slightly in the power-dissipation
as well as the initial temperature of the DUT junction TJ. A tem-
perature limitation can be observed, wherefore Fig. 7 implies the
signiﬁcant waveforms and Fig. 8 the appropriate temperature TJ.
The temperature is simulated numerically with a 3D temperature
simulator, as detailed in [5].
However, by reaching a critical temperature, which has been
proven to be signiﬁcant in terms of schottky-gate HEMTs [8], the
gate-current increases dramatically, see Fig. 7 (bottom). Due to the
operating mode of the gate-driver (see Section 2), an appropriate
decrease of the current ID can be observed, see Fig. 7 (top). The
temperature related failure exhibits in a permanent short of the gate-
source path and features a distinctive behaviour in comparison with
the electrical related failure (see Section 3).
5. Short-circuit safe operating area
According to the observations of Section 3.2, the SC capability is
mainly limited by the initial peak values of the currents ID and IG.
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Fig. 7. Experimental results of the thermal failure mode, comparing condition C in a
variation of power dissipation and ambient-temperature.
Their charge density’s inﬂuence the magnitude of the electrical ﬁeld.
Hitting the value of the critical ﬁeld strength leads to an electrical
breakdown within the structure, accompanied by avalanche carrier
generation and virtually instantaneous catastrophic device failure.
This critical value is estimated by the results of the measurements
and in suﬃcient accordance to the maximum electrical ﬁeld strength
of AlGaN EF = 5.5 MV/cm [9].
The current ID is provided by a physical-based compact model
approach, which considers the surface-potential and therefore the
intrinsic charges in the AlGaN/GaN HEMT structure [10]. In the
p-gate structured HEMT the effect of hole injection occurs accord-
ing to [11]. The holes can be injected from the gate electrode into
the GaN channel (2DEG), when the voltage VGS exceeds the bandgap
energy of GaN [12]. Therefore, the amount and density of the injected
holes in the proposed model is deﬁned as the gate-current peak
related carrier density:
Nh =
1
W •L •d
∫ t1
t0
ig(t) − ig,dc
q
dt (1)
T1
T2
T3
µs
TJ,max
T1: C, 460V, 465K
T2: C, 470V, 475K
T2: C, 480V, 475K
Fig. 8. Simulated results of the respective junction-temperature according to the
thermal-failure mode, presented in Fig. 7. The estimate is conducted with usage of a
numerical 3D temperature simulator.
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Fig. 9. Short-circuit safe operating area (SCSOA) of p-gate HEMTs. Achievable drain-
source voltage in the respective condition of the drain-current peak and the gate-
current peak (GP) related carrier density.
The amount can be determined by the integral of the current IG
with the fraction of the elementary charge (q), neglecting the steady-
state value IG,DC. The time t0 and t1 correlates to VGS ≥ EG,GaN, which is
approximately accurate for considering only the current IG above the
steady-state value (e.g. Fig. 6). For the determination of the density,
the gate-widthW and -length L aswell as the i-AlGaN layer-thickness
d are deﬁned by the geometric parametrisation of the model. The
geometric parametrisation of the model accord to Uemoto et al. [7]
and is valid due to the output- and transfer-characteristics of the
investigated DUT.
The proposed short-circuit safe operating area (SCSOA), speciﬁc
for a p-gate HEMT, is illustrated in Fig. 9. Regarding the observations
of Section 3.2 and Fig. 6 respectively, the amount of the drain-current
peak cannot be set independently to the initial bias-condition. How-
ever, the SCSOA illustrates an independent variation of the drain- and
gate-current induced equivalent carrier density’s (see Eq. (1)), within
the respective achievable drain-source voltage. The SCSOA is estab-
lished in accordance to the used conditions and is validated with the
presented failure-points.
Within the observations, the SC withstand capability strongly
depend on the design of the gate-driver. The investigated drivers
accord to M1: VDD = 12 V, SR = 50 V/ls and M2: VDD = 5 V,
SR = 20 V/ls.
Apart from the design of the gate-driver, the carrier density Nh
can be further adjusted by the parametrisation of the modulation-
network branch which consists of RRC and CRC. Therefore, the net-
work is analysed theoretically and depicted in Fig. 10. The analytical
model constitutes an inverse laplace-transformation, for the cal-
culation of the gate-current ig(t) time-domain response, according
to the respective gate-driver pulse V(s) and modulation-network
impedance Z(s) in frequency-domain.
ig(t) = L−1
(
V(s) •Z(s)−1
)
(2)
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Fig. 10. Simulated result of the originated gate-current peak (GP) related carrier
density. The density can be adjusted regarding the parametrisation of themodulation-
network branch containing RRC and CRC.
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adjusted regarding the parametrisation of the modulation-network resistance RG and
RRC.
Therefore, V(s) is described as a trapezoidal signal which con-
sists of a superposition of two ramps with a deﬁned slope regarding
the gate-driver speciﬁc drive-slew-rate SR. The respective drive-
voltage VDD is set by a time-shifted compensation. The impedance
Z(s) considers the paralleled branches of RG and RRC with CRC. The
determination is conducted by using a ﬁxed value of RG in accordance
with the condition C, see Table 1.
Regarding the functionality of the gate-drive circuit (see
Section 2) and the observations of Fig. 6, the amount of current ID
is related to the bias-condition. The initial peak of the current IG
occur in a respective value of the voltage VGS, which leads to an
appropriate peak of the current ID. The amount of the initial peak of
the current IG can be adjusted to the parametrisation of the resis-
tances in the modulation-network, see Fig. 11. Therefore, the values
of the resistance RG accord the nominal range of the current IG. For
the determination, a ﬁxed value of CRC is chosen according to the
presented measurement conditions, see Table 1.
However, the initial peak of the current ID can be adjusted by
the parametrisation of the resistances RG and RRC. The determina-
tion of RRC together with CRC, deﬁne the RC time constant. The initial
peak of the current IG, together with the RC time constant, deﬁne
the hole injection. Consequently, the SC capability of the DUT can be
adjusted regarding to the parametrisation of the components in the
modulation-network and the design of the gate-driver.
6. Design related limitation
According to the prediction of the SCSOA in Section 5, an improve-
ment of the SC capability is achieved. Therefore, the maximum
voltage withstand capability of the condition C in two optimised
variations are depicted in Fig. 12. The bias-conditions for the opti-
misations, at a similar operation point, are shown in Fig. 13. In
comparison to the origin bias-condition of C (see Fig. 6) a reduction
of the initial peak current IG is achieved, due to a lowering of the
RC-capacitance CRC = 330 pF. This leads to a reduction of voltage
µs
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VGS and an appropriate decrease of the hole injection, respectively.
The initial peak of the current ID is reduced, due to the peak reduc-
tion of the voltage VGS. Conspicuously, for a certain threshold of the
IG peak the respective peak of ID cannot be reduced. For an approxi-
mately identical peak of ID, a superior improvement of the condition
with the lower carrier density Nh can be achieved, which conﬁrms
the validity of the SCSOA. However, the SC capability is mainly lim-
ited by the carrier density Nh with an underlying limitation of the
peak of IG and its respective peak of ID.
The investigated conditions regarding Table 1, within their max-
imum achieved SC capability, are depicted in Table 2. Therefore, the
design related bias-conditions and their impact are speciﬁed. The
presented failures are a subject of a low quantity investigation with
a statistical stray of VDS = ±10 V and tSC = ±5 ls.
7. Conclusion
Two distinct failure modes have been identiﬁed. The ﬁrst is of a
merely electrical nature and strongly depends on the charge accu-
mulation phenomenawithin the device structure, mainly affected by
the bias and operational current values, and to some extent by the
voltage bias. If the value of accumulated charge is kept below a min-
imum threshold (e.g., by optimised design of the driver or operating
temperature), then the device features extreme robustness and the
thermal failure is only reached for very long pulses and very large
values of the drain-source bias voltage.
Table 2
Impact of the design related SC capability with their signiﬁcant bias-conditions. The
failure-time is determined with VDS = 300V and the failure-voltage with tSC = 10 ls.
The (dc) indexed values accord to a nominal dimensioning for the DUT operation.
Condition A B C Copt
GS voltage (dc) VGS[V] 3.5 3.5 3.5 3.5
GS voltage (peak) VGS[V] 12.5 12.5 5.5 3.7
Gate-current (dc) IG[mA] 25 2.5 4.2 4.2
Gate-current (peak) IG[mA] 125 105 42 32
GP carrier density Nh[ 10
17
cm3
] 25.4 21.8 13.6 5.7
Drain-current (peak) ID[mA] 75 75 52 30
Failure-time tSC[ls] 20 40 None None
Failure-voltage VDS[V] 350 400 450 520
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